We found that pits near the recessed Si side wall of pMOSFET with eSiGe degrade the device variability due to local tensile strain induced in the channel region. This was improved by newly developed SiGe epitaxial growth technique that includes two-step sequences with different amount of additional HCl in SiH4-GeH4-B2H6-HCl-H2 gas mixtures. By using this technique, we achieved saturation drain current (Ion) increase (4%) and improvement both in Ion and threshold voltage variability.
Variability degradation caused by SiGe defects
pFETs were fabricated by using our previous reported eSiGe process [4] . Figure 2 shows the distribution of Ion of pFETs, and the several abnormal values which are deviated from the normal distribution are found. The channel hole mobility is also degraded in a typical degraded device (Fig. 3) . In such devices, pits are found at the both sides near the recessed Si side wall, and nickel silicide (NiSi) approaches to the lateral regions of the recessed Si side wall as shown in Fig. 4 . It is also found that tensile strain along <022> direction is induced to the channel region in pFET with pits in spite of using eSiGe and compressive silicon nitride (SiN) layer as shown in Fig. 5 . This suggests that NiSi near the recessed Si side wall compresses the Si lattice to the vertical direction, and leading tensile channel stress (Fig. 6 ) due to its difference in the coefficients of thermal expansion between NiSi and SiGe [5] . These results mean that the channel compressive strain is locally reduced in the pits region, and those random strain reduction leads to the yield degradation.
Newly proposed SiGe growth technique

Influence of HCl on pits generation and selective growth
Pits are found to generate more in the more highly SEG condition with higher HCl partial pressure (PHCl) as shown in Fig. 7 . In such higher PHCl condition, the amount of residual Cl at the SiGe/Si interface is also larger, while Cl is not found inside the SiGe film (Fig. 8) . SiGe growth is suppressed on the Cl-passivated Si surface (Fig. 9) as reported in our previous paper [6] . These results suggest that HCl adsorbs on Si surface more heavily in higher PHCl condition, and the adsorbed Cl suppresses the SiGe growth, and thus, leading to pits generation. In the recessed Si side wall, there should be much process damage such as side wall etching damage or halo ion implantation. On such surface, HCl adsorption may easily occur or Cl desorption may hardly occur. On the other hand, lowering PHCl shortens the difference of incubation time (inc) between SiGe growth on Si and that on SiN (Fig. 10) , and as a result, selectivity breaking occurs on SiN. SiGe growth on the side wall SiN should be avoided, because this causes electrical short between gate and SD. Thus, these results indicate that pits suppression by lowering PHCl is inconsistent with selective growth.
Newly proposed SEG technique
In order to suppress both pits and selectivity breaking, we propose newly developed SEG technique that includes two-step sequences with different conditions of PHCl (Fig. 11) . The growth sequence is explained as follows. At first, some SiGe seeds layer is formed with low PHCl to suppress much Cl adsorption on Si surface, and then SiGe is grown up to the demanded thickness with high PHCl. Selectivity breaking can be suppressed by growing each SiGe layer with in each inc. Figure 12 compares the distributions of pits density. Proposed SEG is found to be effective for pits suppression, while the density of pits and each size of pit are various in a conventional method as shown in SEM image. Thus, the amount of strain degradation by pits (Fig. 4 ) may be varied according to their density or sizes. This suggests that pits causes the variability of stress effect, and degrade the variability of device performance, and as a result, degrade the yield.
SiGe over growth on the gate top is also suppressed with proposed method, leading to the improvement of leakage characteristics between gate and SD ( Fig.  13 ). Misfit dislocations can also be suppressed as shown in Fig. 14. This is supposed due to the reduction of residual Cl in the SiGe/Si interface by the same mechanism as the SiGe/Si interfacial O and C [3] . Thus, this newly proposed method with two-step sequences is effective to suppress pits, misfit dislocations, and SiGe over growth on the gate top.
Variability of Ion is improved and abnormal values which are deviated from the normal distribution are eliminated by suppressing pits with proposed SEG (Fig. 15) . The median value of Ion is also improved by 4%, and this is supposed due to the improvement of stress effect by suppressing dislocations. Further, the variability of threshold voltage is also improved (Fig. 16 ) by suppression of the stress variability by eliminating pits. Thus, it is found that device performance and its variability can be improved by using proposed SEG.
Conclusion
It is found that tensile strain is induced locally to the channel region of pFETs by pits. We propose newly developed SiGe selective epitaxial growth technique that includes two-step sequences with different amount of additional HCl. Pits can be suppressed by lowering HCl at initial stage of SiGe growth, and selective growth can be achieved by raising HCl at 2nd step. eSiGe device performance and its variability are improved by using this technique. 
